Abstract-A current mirror topology is proposed that provides very high precision, design insensitive up and down mirrored current, operation over a wide power supply range, straightforward design, and the possibility of conveniently obtaining a wide range of current divisions. This topology is appropriate for those applications in which precise current handling is necessary such as high accuracy A/D and D/A converters and reference cells. spectively, due to the different characteristics of these two types of transistors, different performance characteristics for the two types of mirrors are achieved in practice. The proposed configuration effectively eliminates both problems, matching the performance of the two current mirror topologies. Since the same mirroring error is obtained for both the up and down current mirrors, the proposed circuit offers an ability to shift between the up and down current sources, herein called a ping-pong facility.
I. INTRODUCTION
Current mirrors are common circuits in analog and mixedsignal integrated circuits. Recently, current mode signal processing has attracted a great deal of interest due to the many advantages that current mode circuits offer, such as wide bandwidth. Many fundamental current mirror configurations have been developed in bipolar, MOS, and BiCMOS technologies [ 1, 21. Improvements are numerous, e.g., [3-81, each enhancement solving a problem specific to a certain application.
The proposed topology is useful in those high precision applications in which area and power dissipation are not of primary concern. The dissipated power can, however, be drastically reduced in converters if, after the conversion, a digital correction is applied [9, 10] . A reduction in area can also be achieved using this digital correction technique. Compared to other topologies, the proposed circuit topology offers several notable advantages. These advantages include ease of design, close to ideal up and down mirroring, insensitivity to the power supply variations of the up and down mirrored currents, and good operational insensitivity to process parameter variations, thereby requiring no trimming or self calibration.
A detailed discussion of the operation of this circuit topology is presented in Section 11, followed by specific electrical and physical design considerations in Section 111. Simulation results are described in Section IV. The performance of the current mirror is compared with a different high precision current mirror topology in Section V. Some conclusions are presented in Section VI.
BASIC ELEMENTS
A few terms should first be introduced. A simple example of an up and down current mirror is shown in Figure 1 . In CMOS technology, the dependency of the output current (lout) on VDS strongly affects both current mirror configurations. Also, since the up/down mirror depends upon the P and N transistors re- . .
Lpml.ror
Do-mzmr Several distinct functional blocks or cells can be distinguished. These blocks include the reference cell that provides the reference voltages and currents for the entire circuit, the up mirror cell that mirrors the current up, the down mirror and divider cell that mirrors the current down and properly divides the current according to the application, and the bias circuit cell, a fundamental block in this topology, which provides the close to ideal current mirroring. As shown, an identical bias circuit is used for the up mirror as well as for the down mirror. Since the bias circuit dictates the performance of the current mirror, Figure 2 , M1 and M8 are the reference transistors, and M6 and M7 are the mirror transistors for the up mirror and down mirror, respectively. In order to obtain the same mirrored current, the mirror transistors must ideally have the same VGS, VDS, and W/L as the reference transistors, permitting both devices to satisfy the same basic I-V equation,
In order to satisfy the above equation for the reference and mirror transistors, the conditions
These conditions are obtained for the up mirror as well as for the down mirror using the same technique, however, certain particularities exist in each case. For both mirrors, the VGS = VDS condition for the mirror transistors is generated by a floating drain feedback configuration loop, provided by the bias circuit. The operation of the up mirror circuit is discussed in detail in this paper. Only the dfferences between the down mirror and the up mirror are described for the down mirror.
The feedback loop is between the gate of M9 and the drain of M9 through the bias circuit. For this circuit, the input corresponds to the gate of M9, and the output corresponds to the drain of M9. When the circuit operates in open loop, the drain of M9 is floating. When the circuit operates in closed loop, all of the transistors are properly biased and the required V D s M 6 is obtained. In discussing the bias circuit, an important issue is the manner in which the loop is closed. Assume initially that Note that a large I D S M 6 is required to close the loop, creating a contradiction in the operation of the circuit. A complementary situation, starting with V D S M g =+ VDD, also creates a similar contradiction within the loop. The only possibility to remove this contradiction is for VGSMS, the input to the bias circuit, to have a specific value between ground and VDD such that the loop is properly closed and all the transistors are appropriately biased. Vout reaches the required value, V G S M l , due to the similarities in the biasing of the Ml-M2-M4 and M10-Ml4-Ml8 type circuits and the feedback loop. By evaluating Figure 2 and considering the previous discussion of the loop, it can also be noted that once the equilibrium state is reached Figure 3) . Thus V o u t + 0, which is equivalent to R, + infinity, as shown by (3) and (4). These formulae confirm the aforementioned qualitative analysis of the feedback loop.
A minimal oscillation is expected around the equilibrium point due to the influence of V,, through the feedback loop. Another influence to be noted, albeit minimal, is due to the monidealities of the current sources I. To reduce the oscillation, a larger W L ratio for the bias circuit transistors is necessary. Also, the bias circuit may require frequency compensation.
For the down mirror, a similar loop exists through an identically dedicated bias circuit. Here, M22 (see Figure 2) is similar to the mirror transistor M6 of the up mirror, giving 
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The down mirror can be terminated with a current divider (division by two in Figure 2 ). Using two identical paths, namely M25 to M26 and M27 to M28, an accurate division is obtained. The resulting half current, I D S M 2 8 , can be repeatedly divided using the same methodology. As described by (I), in order to use the same bias circuit for the following mirroring and divisions, M26 and M28 must be sized by WI2. By subsequently dividing the current, a series of reference currents is obtained, appropriate for high precision A/D and DIA converters.
DESIGN CONSIDERATIONS
The design process consists of properly designing the reference cell according to the specific requirements of the application, and in satisfying simple rules in sizing the transistors within the circuit. In the reference cell (see Figure 21, In order to satisfy these design goals, M 1 = M 6 = M18 = M16 = M17, M 2 3 = M9, and M 4 = M10 = M11 = M12 = M13 = M 8 = M 7 = M24 must be satisfied. In the initial cell, large sizes are recommended in order to permit high precision and tolerance to process parameter variations. For the circuit to function properly, all transistors must operate in saturation all the time. Fig. 4 . The bias circuit used after a division After a division, the reference current for the second current mirror divider is I~s / 2 . M28 replaces MI as the reference transistor, and the transistor sizes of this cell are referenced accordingly. As mentioned previously, the larger the transistor sizes in the bias circuit, the higher the precision obtained. The proper relative sizing depends on the specific performance requirements of the application.
Due to short-channel effects such as velocity saturation and mobility degradation as well as short-width effects, ( I ) does not hold for high precision applications. In order to provide the highest precision after a division, the circuit shown in Figure 4 is used for the bias circuits of the following cell. Instead of the M18-M21 group of transistors of size W, each transistor is replaced by a group of two transistors in parallel, each sized W12, with each group of two transistors sinking the same current as the initial single transistor while providing the correct bias.
Every up mirror, down mirror, or division requires a bias circuit which uses large transistor sizes. This requirement means large area and dissipated power, since the bias circuits operate with a high initial reference current ( I D s M~) .
no matter what current is mirrored or divided. A bias circuit operating at small currents with small transistors will require a constant correction factor applied to the mirrored current, the advantage being smaller area and power, the disadvantage being the aforementioned problems and imperfections. In the case of a converter, these corrections can be implemented by a digital post processing of the converted sample, saving power and area. However, special care must be given to the aforementioned oscillation, which increases with smaller size transistors.
IV. SIMULATION RESULTS
Circuit simulations based on Cadence-Spectre and a 1.2 p m CMOS technology are described in this section. In order to observe the aforementioned oscillation, minimum size transistors are used. M5 is 1.8 pmI1.2 p m and the remaining transistor ratios, except for M26 and M28, are 19.2 p d 1 . 2 pm. M26 and M28 are 9.6 p d 1 . 2 pm. 11 = 200 pA and I D S M l for VDD = 10 V is 512 pA, a 2" value in view of the subsequent divisions by 2. Differences exist from using a standard bias circuit after a division as compared to using the recommended bias circuit shown in Figure 4 . For the two circuits, differences in the up mirrored divided current as compared to the divided current of 256.01 pA are observed. The improvement is from 255.85 p A for the case where the standard bias circuit is used to the same current as the reference current of 256.01 pA for the case where the balanced bias circuit is used. The improvement in accuracy due to the use of the bias circuit from Figure 4 can be explained by observing the operating point of M6. According to (l), I~s / 2 is expected since a W/2L transistor ratio is used. Due to short channel and short width effects, the normal bias circuit produces a slightly different output voltage (VGSM18). In the two cases analyzed under the same bias and sizing conditions, M6 has a bias of VGS = VGSref = 2.532 V, VDS = 2.522 V, and I D S = 255.85 pA for the standard bias circuit. While using the balanced bias circuit shown in Figure 4 , the equilibrium is reestablished and M6 has a bias of VGS = VGsre f = 2.532 V, VDS = 2.532 V, and I D S = 256.01 PA.
V. PERFORMANCE COMPARISON
A comparison with previous work may be useful, though difficult, due to the individuality of the current mirror topology. However, a comparison with a high precision current mirror, reported in [SI, is described here. In [SI, comparison with previous related work was also made. The work described in [SI was shown to have notable advantages. Total width of repeatedly mirrored with almost no error. This capability permits the development of a series of reference currents useful in high speed converters. In Table I , the up mirror of the present topology is compared to the circuit described in [SI, IAFCCM. Note the difference in the sizes of the transistors between the two circuits, which is disadvantageous for the topology introduced here. Larger sizes, as mentioned, would further improve the performance of the proposed circuit. Note in Table I the minimum two orders of magnitude higher accuracy and no measurable mirroring supply voltage dependency and mirroring accuracy dependency on Iin.
VI. CONCLUSIONS
The CMOS current mirroddivider circuit topology presented in this paper provides improved performance and offers an added capability for switching the up and down current (the ping-pong facility), applicable to certain high precision analog and mixed signal circuits. The current mirror circuit offers a high design precision in up and down mirroring and in division, and no measurable supply voltage dependency and mirroring accuracy dependency on the input current, Itn. However, to obtain the predicted accuracy, transistor matching is required. As mentioned, the larger the transistor sizes, the better the matching, minimizing the sensitivity to process variations and increasing the circuit accuracy. Another advantage of the proposed circuit is that the transistor matching can be made in standard, well defined sizes. The cost of this circuit is an increase in power dissipation, and possibly, an increase in area. Another possible advantage is the capability of obtaining a series of four reference currents, each half of the previous current, by reducing the size of all the transistors (see Figure 2 ) from W to only W/2. This capability eliminates, even in high precision converters, any aspect ratio problems. In summary, this current mirror topology provides an important enhancement in performance and capability for application to higher precision, lower cost converters.
